Day: Thursday

Date: 8/9/2007 Time: 14:31:22

• PALM INTRANET

Inventor Information for 10/813143

Inventor Name	City	State/Country	
TATE, LARRY R.	HOPKINTON	MASSACHUSETTS	
Appln Info Contents P	etition Info Atty/Agent	Info Continuity/Reexam Foreign	
Search Another: Appli	· 	or Patent# Search	
PCT /	/ Search	or PG PUBS #	
Attorney D	ocket #	Search	
Bar Code #	Sea	ırch	

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



PALM INTRANET

Day : Thursday

Date: 8/9/2007 Time: 14:33:16

Inventor Name Search Result

Your Search was:

Last Name = TATE First Name = LARRY

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>09899663</u>	Not Issued	161	07/05/2001	Systems, methods and methods for doing business for information retrieval	TATE, LARRY
11479888	Not Issued	30	06/30/2006	Testing microelectronic devices using electro-optic modulator probes	TATE, LARRY
11479889	Not Issued	30	06/30/2006	Circuit board-to-circuit board connectors having electro-optic modulators	TATE, LARRY
11647039	Not Issued	25	12/28/2006	Providing error correction coding for probed data	TATE, LARRY
60216577	Not Issued	159	07/07/2000	Systems, methods and methods for doing business for information retrieval	TATE, LARRY
11373176	Not Issued	30	03/13/2006	Renewable fuel/lubricant mixture for use in a two-stroke internal combustion engine	TATE, LARRY CHRISTOPHER
60660330	Not Issued	159	03/11/2005	Renewable fuel/lubricant mixture for use in a two-stroke internal combustion engine	TATE, LARRY CHRISTOPHER
07929710	5255663	250	08/12/1992	STOVE HEAT TRANSFER UNIT WITH IMPROVED ATTACHING MECHANISM	TATE, LARRY M.
08977912	6029267	150	11/25/1997	SINGLE-CYCLE, SOFT DECISION, COMPARE- SELECT OPERATION USING DUAL-ADD PROCESSOR	TATE, LARRY R
09930275	Not Issued	c ₁		High speed, low latency bus modulation method and apparatus including a semiconductor structure for implementing same	TATE, LARRY R.
10629325	Not	61	07/28/2003	Signaling with multiple clocks	TATE, LARRY R.

·	Issued	· [-		 -
10813143	Not Issued	30	03/30/2004	Method and apparatus to perform modulation using integer timing relationships between intra symbol modulation components	TATE, LARRY R.
11322510	Not Issued	30	12/30/2005	Transmit equalizer compensation for probe receivers	TATE, LARRY R.
07178982	4967388	150	04/21/1988	TRUNCATED PRODUCT PARTIAL CANONICAL SIGNED DIGIT MULTIPLIER	TATE, LARRY R.
08925302	6446193	150	09/08/1997	METHOD AND APPARATUS FOR SINGLE CYCLE PROCESSING OF ACCUMULATOR PAIRS IN A DUAL MULTIPLY- ACCUMULATE ARCHITECTURE	TATE, LARRY R.
08925362	6009128	150	09/08/1997	METRIC ACCELERATION ON DUAL MAC PROCESSOR	TATE, LARRY R.
08925517	Not Issued	161	09/08/1997	VITERBI COMPARE SELECT OPERATION FOR TWO-BIT TRACEBACK CODING	TATE, LARRY R.
08925607	6467035	150		SYSTEM AND METHOD FOR PERFORMING TABLE LOOK-UPS USING A MULTIPLE DATA FETCH ARCHITECTURE	TATE, LARRY R.
08925608	Not Issued	161	09/08/1997	MODE-CONTROLLED FEEDBACK ARCHITECTURE AND METHOD	TATE, LARRY R.
08927558	5889689	150	09/08/1997	HIERARCHICAL CARRY- SELECT, THREE-INPUT SATURATION	TATE, LARRY R.
08932977	6073228	150	09/18/1997	MODULO ADDRESS GENERATOR FOR GENERATING AN UPDATED ADDRESS	TATE, LARRY R.
08978468	Not Issued	161	11/25/1997	MULTIPLE DATAPATH PROCESSOR WITH A THREE-INPUT ADDER	TATE, LARRY R.
09074669	6272188	150	05/08/1998	SINGLE-CYCLE ACCELERATOR FOR	TATE, LARRY R.

				EXTREMUM STATE SEARCH	
09131440	6115805	150	08/07/1998	NON-ALIGNED DOUBLE WORD FETCH BUFFER	TATE, LARRY R.
09132882	6530014	150	08/12/1998	NEAR-ORTHOGONAL DUAL-MAC INSTRUCTION SET ARCHITECTURE WITH MINIMAL ENCODING BITS	TATE, LARRY R.
60058127	Not Issued	159	09/08/1997	NON-ALIGNED DOUBLE WORD FETCH BUFFER	TATE, LARRY R.
60066693	Not Issued	159	11/24/1997	SINGLE-CYCLE ACCELERATOR FOR EXTREMUM STATE SEARCH	TATE, LARRY R.
60279485	Not Issued	159 -	03/29/2001	Online virtula party concept	TATE, LARRY WAYNE

Inventor Search Completed: No Records to Display.

Search Another: Inventor	Last Name	First Name	
	TATE	LARRY	Search

To go back use Back button on your browser toolbar.

Back to $\ \underline{PALM}\ |\ \underline{ASSIGNMENT}\ |\ \underline{OASIS}\ |\ Home\ page$